

FEATURES

- ❑ Multi-standard 32-bit High Definition Audio Decoding plus Post Processing
- ❑ Supports high-definition audio formats including:
 - Dolby Digital[®] Plus
 - Dolby[®] TrueHD
 - DTS-HD[™] High Resolution Audio
 - DTS-HD[™] Master Audio
 - DSD[®]
- ❑ Additional Applications Library
 - Dolby Digital[®] EX, Dolby[®] Pro Logic[®] IIx, Dolby Headphone[®], Dolby[®] Virtual Speaker[®]
 - DTS-ES 96/24[™], DTS-ES[™] Discrete 6.1, DTS-ES[™] Matrix 6.1
 - AAC[™] Multichannel 5.1
 - SRS[®] CS2[®] and TSXT[®]
 - THX[®] Ultra2[™], THX[®] ReEQ[™]
 - Crossbar Mixer, Signal Generator
 - Advanced Post-Processor including: 7.1 Bass Manager, Tone Control, 11- Band Parametric EQ, Delay, 1:2 Upsampler
 - Microsoft[®] HDCD[®]
 - Thomson MP3 Surround, DTS:Neo6[™], DSD-to-PCM Conversion, Neural Surround, Cirrus Original Multi-Channel Surround 2 (COMS2), and more. Please contact your local FAE for more information on available applications.
- ❑ Up to 12 Channels of 32-bit Serial Audio Input


32-bit High Definition Audio Decoder DSP Family with Dual DSP Engine Technology

- ❑ Customer Software Security Keys
- ❑ 6 Channel DSD[®] Input
- ❑ 16 Ch x 32-bit PCM Out with Dual 192 kHz SPDIF Tx
- ❑ Two SPI[™]/I²C[®], One Parallel and One UART Port
- ❑ Large On-chip X, Y, and Program RAM & ROM
- ❑ SDRAM and Serial/Parallel Flash Memory Support

The CS497xx DSP family is an enhanced version of the CS4953x DSP family with higher overall performance. In addition to all the mainstream audio processing codes in on-chip ROM that the CS4953x DSP offers, the CS497xx device family also supports the decoding of major high-definition audio formats. Additionally, the CS497xx, a dual-core device, performs the high-definition audio decoding on the first core, leaving the second core available for audio post-processing and audio enhancement. The CS497xx device will support the most demanding audio post processing requirements. It is also designed as an easy upgrade path to systems currently using the CS495xx or CS4953x device with minor hardware and software changes.

Ordering Information

See [page 33](#) for ordering information.



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

Table of Contents

1. Documentation Strategy	4
2. Overview	4
2.1 Migrating from the CS495xx(2) to the CS497xx	6
2.2 Licensing	6
3. Code Overlays	6
4. Hardware Functional Description	7
4.1 DSP Core	7
4.1.1 DSP Memory	7
4.1.2 DMA Controller	7
4.2 On-chip DSP Peripherals	7
4.2.1 Digital Audio Input Port (DAI)	7
4.2.2 Digital Audio Output Port (DAO)	8
4.2.3 Serial Control Port 1 & 2 (I ² C [®] or SPI [™])	8
4.2.4 Parallel Control Port	8
4.2.5 External Memory Interface	8
4.2.6 GPIO	8
4.2.7 PLL-based Clock Generator	8
4.3 DSP I/O Description	8
4.3.1 Multiplexed Pins	8
4.3.2 Termination Requirements	8
4.3.3 Pads	9
4.4 Application Code Security	9
5. Characteristics and Specifications	10
5.1 Absolute Maximum Ratings	10
5.2 Recommended Operating Conditions	10
5.3 Digital DC Characteristics	10
5.4 Power Supply Characteristics	11
5.5 Thermal Data (144-Pin LQFP)	11
5.6 Switching Characteristics— RESET	12
5.7 Switching Characteristics — XTI	12
5.8 Switching Characteristics — Internal Clock	13
5.9 Switching Characteristics — Serial Control Port - SPI Slave Mode	13
5.10 Switching Characteristics — Serial Control Port - SPI Master Mode	14
5.11 Switching Characteristics — Serial Control Port - I ² C Slave Mode	15
5.12 Switching Characteristics — Serial Control Port - I ² C Master Mode	16
5.13 Switching Characteristics — Parallel Control Port - Intel Slave Mode	18
5.14 Switching Characteristics — Parallel Control Port - Motorola Slave Mode	20
5.15 Switching Characteristics — UART	22
5.16 Switching Characteristics — Digital Audio Slave Input Port	23
5.17 Switching Characteristics — Direct Stream Digital Slave Input Port	24
5.18 Switching Characteristics — Digital Audio Output Port	25
5.19 Switching Characteristics — External Memory Interface - Flash Mode	26
5.20 Switching Characteristics — SDRAM Interface	29
6. Ordering Information	34
7. Environmental, Manufacturing, and Handling Information	34
8. Device Pin-Out Diagram	35
8.1 128-Pin LQFP Pin-Out Diagram	35
8.2 144-Pin LQFP Pin-Out Diagram	36

9. Package Mechanical Drawings	37
9.1 128-Pin LQFP Package	37
9.2 144-Pin LQFP Package	38
10. Revision History	39

List of Figures

Figure 1. RESET Timing	12
Figure 2. XTI Timing	12
Figure 3. Serial Control Port - SPI Slave Mode Timing	14
Figure 4. Serial Control Port - SPI Master Mode Timing	15
Figure 5. Serial Control Port - I ² C Slave Mode Timing	16
Figure 6. Serial Control Port - I ² C Master Mode Timing	17
Figure 7. Parallel Control Port - Intel® Mode Read Cycle	19
Figure 8. Parallel Control Port - Intel Mode Write Cycle	19
Figure 9. Parallel Control Port - Motorola® Mode Read Cycle Timing	21
Figure 10. Parallel Control Port - Motorola Mode Write Cycle Timing	21
Figure 11. UART Timing	22
Figure 12. Digital Audio Input (DAI) Port Timing Diagram	23
Figure 13. Direct Stream Digital - Serial Audio Input Timing	24
Figure 14. Direct Stream Digital - Serial Audio Input Timing for Phase Modulation Mode	24
Figure 15. Digital Audio Port Timing Master Mode	25
Figure 16. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK)	26
Figure 17. External Memory Interface - Flash Write Cycle Timing	27
Figure 18. External Memory Interface - Flash Read Cycle Timing	28
Figure 19. External Memory Interface - SDRAM Burst Read Cycle	30
Figure 20. External Memory Interface - SDRAM Burst Write Cycle	31
Figure 21. External Memory Interface - SDRAM Auto Refresh Cycle	32
Figure 22. External Memory Interface - SDRAM Load Mode Register Cycle	33
Figure 23. 128-Pin LQFP Package Drawing	35
Figure 24. 144-Pin LQFP Pin-Out Diagram	36
Figure 25. 128-Pin LQFP Package Drawing	37
Figure 26. 144-Pin LQFP Package Drawing	38

List of Tables

Table 1. CS497xx Related Documentation	4
Table 2. Device and Firmware Selection Guide	5
Table 3. CS497xx DSP Memory Sizes	7
Table 4. Ordering Information	34
Table 5. Environmental, Manufacturing, & Handling Information	34
Table 6. 128-Pin LQFP Package Characteristics	37
Table 7. 144-Pin LQFP Package Characteristics	38

1. Documentation Strategy

The CS497xx data sheet describes the CS497xx family of multichannel audio decoders. This document should be used in conjunction with the following documents when evaluating or designing a system around the CS497xx family of processors.

Table 1. CS497xx Related Documentation

Document Name	Description
<i>CS497xx Data Sheet</i>	This document
<i>CS497xx System Designer's Guide</i>	A new consolidated documentation set that includes: <ul style="list-style-type: none">• Detailed system design information including Typical Connection Diagrams, Boot-Procedures, Pin Descriptions, Etc. Also describes use of DSP Condenser tool.• Detailed firmware design information including signal processing flow diagrams and control API information

The scope of the *CS497xx Data Sheet* is primarily the hardware specifications of the CS497xx family of devices. This includes hardware functionality, characteristic data, pinout, and packaging information.

The intended audience for the *CS497xx Data Sheet* is the system PCB designer, MCU programmer, and the quality control engineer.

2. Overview

The CS497xx DSP Family, together with Cirrus Logic's comprehensive library of audio processing algorithms, enables the development of next-generation high-definition audio solutions. Cirrus Logic also provides a broad array of digital interface products, audio converters, and ARM® Processors to meet your audio system-level design requirements.

The CS497xx is available in 144-pin and 128-pin LQFP packages. The audio processing features of the CS497xx product family are a superset of audio features available in the CS4953xx product family..

Please refer to [Table 2 on page 5](#) for the speed and firmware features of CS497xx product family.



Table 2. Device and Firmware Selection Guide

Device	Pre-Process	Decode Processor A ¹	Mid-processor A ¹	Mid-processor B ¹	Post-processor ¹
CS497004 300 MIPS CS497024 300 MIPS	Lip Sync Delay	Stereo PCM Multi-Channel PCM (2:1 Down-sampling Option) Dolby Digital AAC MP3 HDCD Dolby Digital Plus Dolby True-HD DTS-HD DSD to PCM Conversion	Dolby PLIIx SRS [®] Circle Surround [®] II (Stereo In) Cirrus Original Multi-Channel Surround (Effects / Reverb Processor) DTS Neo6 Crossbar (Down-mix / Upmix) (Simultaneous Process)	Dolby Headphone Dolby Virtual Speaker	APP (Advanced Post-processing) –Tone Control –Re-EQ –PEQ (up to 11 Bands) –Delay –7.1 Bass Manager –Audio Manager 1:2 Up-sampling

1. Processing may be restricted and dependent on firmware selected. Contact your Cirrus Logic FAE for concurrency matrix.

2.1 Migrating from the CS495xx(2) to the CS497xx

The CS497xx was designed to provide an easy upgrade path from the CS495xx & CS4953x. Although 144-pin versions of the two devices are virtually identical with respect to external system connection, there are some small differences the hardware designer should be aware of:

- The PLL supply voltage on the CS497xx is 3.3V vs. 1.8V on the CS495xx.
- The PLL filter topology is simpler when using the CS497xx rather than the CS495xx.
- The CS497xx adds support for 6-channel DSD input.
- The CS497xx adds support for TDM mode on both audio input and output ports.
- The CS497xx does not support external SRAM operation.
- The CS497xx external SDRAM bus speed is fixed at 150 MHz vs. the 120 MHz max bus speed for the CS495xx. Some firmware modules also support a 75 MHz CS497xx SDRAM bus speed. Please refer to AN304 for details.
- The CS497xx CLKOUT pin can output XTALI or XTALI/2. The CS495xx can only output XTALI.

2.2 Licensing

Licenses are required for all of the third party audio decoding/processing algorithms listed below, including the application notes. Please contact your local Cirrus Sales representative for more information.

3. Code Overlays

The suite of software available for the CS497xx family consists of operating systems (OS) and a library of overlays. The overlays have been divided into three main groups called Decoders, Mid-processors, and Post-processors. All software components are defined the following list:

- **OS/Kernel** - Encompasses all non-audio processing tasks, including loading data from external memory, processing host messages, calling audio-processing subroutines, auto-detection, error concealment, etc.
- **Decoders** - Any Module that initially writes data into the audio I/O buffers, e.g. AC-3®, DTS, PCM, etc. All the decoding/processing algorithms listed require delivery of PCM or IEC61937-packed, compressed data via I²S- or LJ-formatted digital audio to the CS497xx from A/D converters, SPDIF Rx, HDMI Rx, etc.
- **Mid-processors** - Any module that processes audio I/O buffer PCM data in-place before the Post-processors. Generally speaking, these modules alter the number of valid channels in the audio I/O buffer through processes like Virtualization (n⇒2 channels) or Matrix Decoding (2⇒n channels). Examples are Dolby ProLogic IIx and DTS Neo:6.
- **Post-processors** - Any module that processes audio I/O buffer PCM data in-place after the Mid-Processors. Examples are Bass Management, Audio Manager, Tone Control, EQ, Delay, Customer-specific Effects, Dolby Headphone/Virtual Speaker, etc.

The overlay structure reduces the time required to reconfigure the DSP when a processing change is requested. Each overlay can be reloaded independently without disturbing the other overlays. For example, when a new decoder is selected, the OS, mid-, and post-processors do not need to be reloaded — only the new decoder (the same is true for the other overlays).

4. Hardware Functional Description

4.1 DSP Core

The CS497xx is a dual-core DSP with separate X and Y data and P code memory spaces. Each core is a high-performance, 32-bit, user-programmable, fixed-point DSP that is capable of performing two memory access control (MAC) operations per clock cycle. Each core has eight 72-bit accumulators, four X- and four Y-data registers, and 12 index registers.

Both DSP cores are coupled to a flexible DMA engine. The DMA engine can move data between peripherals such as the digital audio input (DAI) and digital audio output (DAO), external memory, or any DSP core memory, all without the intervention of the DSP. The DMA engine offloads data move instructions from the DSP core, leaving more MIPS available for signal processing instructions.

CS497xx functionality is controlled by application codes that are stored in on-board ROM or downloaded to the CS497xx from a host MCU or external FLASH/EEPROM. Users can choose to use standard audio decoder and post-processor modules which are available from Cirrus Logic.

The CS497xx is suitable for Audio Decoder, Audio Post-processor, Audio Encoder, DVD Audio/Video Player, and Digital Broadcast Decoder applications.

4.1.1 DSP Memory

Each DSP core has its own on-chip data and program RAM and ROM and does not require external memory for any of today's popular audio algorithms including Dolby Digital Surround EX, AAC Multichannel, DTS-ES 96/24, and THX Ultra2. However, if the end-system design requires support of the new high-definition audio formats, external SDRAM will be needed to support Dolby TrueHD and DTS-HD Master Audio.

The memory maps for the DSPs are as follows. All memory sizes are composed of 32-bit words.

Table 3. CS497xx DSP Memory Sizes

Memory Type	DSP A	DSP B
X	16k SRAM, 32k ROM	10k SRAM, 8k ROM
Y	24k SRAM, 32k ROM	16k SRAM, 16k ROM
P	8k SRAM, 32k ROM	8k SRAM, 24k ROM

4.1.2 DMA Controller

The powerful 12-channel DMA controller can move data between 8 on-chip resources. Each resource has its own arbiter: X, Y, and P RAM/ROMs on DSP A; X, Y, and P RAM/ROMs on DSP B; external memory; and the peripheral bus. Modulo and linear addressing modes are supported, with flexible start address and increment controls. The service interval for each DMA channel as well as up to 6 interrupt events, is programmable.

4.2 On-chip DSP Peripherals

4.2.1 Digital Audio Input Port (DAI)

The 12-channel (6 line) DAI port supports a wide variety of data input formats. The port is capable of accepting PCM, IEC61937, or DSD. Up to 32-bit word lengths are supported. Up to 6 channels of DSD are supported and internally converted to PCM before processing. Additionally support is provided for audio data input to the DSP via the DAI from an HDMI receiver.

The port has two independent slave-only clock domains. Each data input can be independently assigned to a clock domain. The sample rate of the input clock domains can be determined automatically by the DSP, which off-loads the task of monitoring the SPDIF receiver from the host. A time-stamping feature allows the input data to be sample-rate converted via software.

4.2.2 Digital Audio Output Port (DAO)

There are two DAO ports. Each port can output 8 channels of up to 32-bit PCM data. The port supports data rates from 32 kHz to 192 kHz. Each port can be configured as an independent clock domain in slave mode, or the ratio of the two clocks can be set to even multiples of each other in master mode. The two ports can also be ganged together into a single clock domain. Each port has one serial audio pin that can be configured as a 192 kHz SPDIF transmitter (data with embedded clock on a single line).

4.2.3 Serial Control Port 1 & 2 (I²C[®] or SPI[™])

There are two on-chip serial control ports that are capable of operating as master or slave in either I²C or SPI modes. SCP1 defaults to slave operation. It is dedicated for external host-control and supports an external clock up to 50 MHz in SPI mode. This high clock speed enables very fast code download, control or data delivery. SCP2 defaults to master mode and is dedicated for booting from external serial Flash memory or for audio sub-system control.

4.2.4 Parallel Control Port

The CS497xx parallel port supports both Motorola[®] and Intel[®] interfaces. It can be used for both control and data delivery. The parallel port pins are multiplexed with serial control port 2 and are available in the 144-pin package.

4.2.5 External Memory Interface

The external memory interface controller supports up to 128 Mbits of SDRAM, using a 16-bit data bus. The memory controller supports up to 1 MB of Flash memory in 8-bit data bus-width mode or 2 MB in 16-bit data bus-width mode.

4.2.6 GPIO

Many of the CS497xx peripheral pins are multiplexed with GPIO. Each GPIO can be configured as an output, an input, or an input with interrupt. Each input-pin interrupt can be configured as rising edge, falling edge, active-low, or active-high.

4.2.7 PLL-based Clock Generator

The low-jitter PLL generates integer or fractional multiples of a reference frequency which are used to clock the DSP core and peripherals. Through a second PLL divider chain, a dependent clock domain can be output on the DAO port for driving audio converters. The CS497xx defaults to running from the external reference frequency and can be switched to use the PLL output after overlays have been loaded and configured, either through master boot from an external FLASH or through host control. A built-in crystal oscillator circuit with a buffered output is provided. The buffered output frequency ratio is selectable between 1:1 (default) or 2:1.

4.3 DSP I/O Description

4.3.1 Multiplexed Pins

Many of the CS497xx pins are multi-functional. For details on pin functionality please refer to the *CS497xx System Designer's Guide*.

4.3.2 Termination Requirements

Open-drain pins on the CS497xx must be pulled high for proper operation. Please refer to the *CS497xx System Designer's Guide* to identify which pins are open-drain and what value of pull-up resistor is required for proper operation.

Mode select pins on the CS497xx are used to select the boot mode upon the rising edge of reset. A detailed explanation of termination requirements for each communication mode select pin can be found in the *CS497xx System Designer's Guide*.

4.3.3 Pads

The CS497xx I/O operate from the 3.3 V supply and are 5 V tolerant.

4.4 Application Code Security

The external program code may be encrypted by the programmer to protect any intellectual property it may contain. A secret, customer-specific key is used to encrypt the program code that is to be stored external to the device.

5. Characteristics and Specifications

Note: All data sheet minimum and maximum timing parameters are guaranteed over the rated voltage and temperature. All data sheet typical parameters are measured under the following conditions: $T = 25\text{ }^{\circ}\text{C}$, $C_L = 20\text{ pF}$, $V_{DD} = 1.8\text{ V}$, $V_{DDA} = V_{DDIO} = 3.3\text{ V}$, $GNDD = GNDIO = GNDA = 0\text{ V}$.

5.1 Absolute Maximum Ratings

($GNDD = GNDIO = GNDA = 0\text{ V}$; all voltages with respect to 0 V)

Parameter	Symbol	Min	Max	Unit	
DC power supplies:	Core supply	VDD	-0.3	2.0	V
	PLL supply	VDDA	-0.3	3.6	V
	I/O supply	VDDIO	-0.3	3.6	V
	$ V_{DDA} - V_{DDIO} $		-	0.3	V
Input pin current, any pin except supplies	I_{in}	-	+/- 10	mA	
Input voltage on PLL_REF_RES	V_{filt}	-0.3	3.6	V	
Input voltage on I/O pins	V_{inio}	-0.3	5.0	V	
Storage temperature	T_{stg}	-65	150	$^{\circ}\text{C}$	

Caution: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

5.2 Recommended Operating Conditions

($GNDD = GNDIO = GNDA = 0\text{ V}$; all voltages with respect to 0 V)

Parameter	Symbol	Min	Typ	Max	Unit	
DC power supplies:	Core supply	VDD	1.71	1.8	1.89	V
	PLL supply	VDDA	3.13	3.3	3.46	V
	I/O supply	VDDIO	3.13	3.3	3.46	V
	$ V_{DDA} - V_{DDIO} $			0		V
Ambient operating temperature	T_A				$^{\circ}\text{C}$	
		- CQZ	0		+ 70	
		- DQZ	- 40		+ 85	

Note: It is recommended that the 3.3 V IO supply come up ahead of or simultaneously with the 1.8 V core supply.

5.3 Digital DC Characteristics

(Measurements performed under static conditions.)

Parameter	Symbol	Min	Typ	Max	Unit
High-level input voltage	V_{IH}	2.0	-	-	V
Low-level input voltage, except XTI	V_{IL}	-	-	0.8	V
Low-level input voltage, XTI	V_{ILXTI}	-	-	0.6	V
Input Hysteresis	V_{hys}		0.4		V
High-level output voltage ($I_O = -4\text{ mA}$), except XTI, SDRAM pins	V_{OH}	$V_{DDIO} * 0.9$	-	-	V
Low-level output voltage ($I_O = 4\text{ mA}$), except XTI, SDRAM pins	V_{OL}	-	-	$V_{DDIO} * 0.1$	V
SDRAM High-level output voltage ($I_O = -8\text{ mA}$)	V_{OH}	$V_{DDIO} * 0.9$	-	-	V
SDRAM Low-level output voltage ($I_O = 8\text{ mA}$)	V_{OL}	-	-	$V_{DDIO} * 0.1$	V
Input leakage current (all digital pins with internal pull-up resistors disabled)	I_{IN}	-	-	5	μA

Parameter	Symbol	Min	Typ	Max	Unit
Input leakage current (all digital pins with internal pull-up resistors enabled, and XTI)	I_{IN-PU}	-	-	50	μA

5.4 Power Supply Characteristics

(Measurements performed under operating conditions.)

Parameter	Min	Typ	Max	Unit
Power supply current:				
Core and I/O operating: VDD ¹	-	500	-	mA
PLL operating: VDDA	-	3.5	-	mA
With external memory and most ports operating: VDDIO	-	120	-	mA

1. Dependent on application firmware and DSP clock speed.

5.5 Thermal Data (144-Pin LQFP)

Parameter	Symbol	Min	Typ	Max	Unit
Thermal Resistance (Junction to Ambient)	θ_{ja}				$^{\circ}C / Watt$
Two-layer Board ¹		-	48	-	
Four-layer Board ²		-	40	-	
Thermal Resistance (Junction to Top of Package)	ψ_{jt}				$^{\circ}C / Watt$
Two-layer Board ¹		-	.39	-	
Four-layer Board ²		-	.33	-	

Notes: 1. Two-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz copper covering 20% of the top and bottom layers.

2. Four-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz copper covering 20% of the top and bottom layers and 0.5-oz copper covering 90% of the internal power plane and ground plane layers.

3. To calculate the die temperature for a given power dissipation
 $T_j = \text{Ambient Temperature} + [(\text{Power Dissipation in Watts}) * \theta_{ja}]$

4. To calculate the case temperature for a given power dissipation
 $T_c = T_j - [(\text{Power Dissipation in Watts}) * \psi_{jt}]$

5.6 Switching Characteristics— RESET

Parameter	Symbol	Min	Max	Unit
RESET# minimum pulse width low	T_{rstl}	1	-	μs
All bidirectional pins high-Z after RESET# low	T_{rst2z}	-	100	ns
Configuration pins setup before RESET# high	T_{rstsu}	50	-	ns
Configuration pins hold after RESET# high	T_{rsthd}	20	-	ns




Figure 1. RESET Timing

5.7 Switching Characteristics — XTI

Parameter	Symbol	Min	Max	Unit
External Crystal operating frequency	F_{xtal}	10	30	MHz
XTI period	T_{clki}	33.3	100	ns
XTI high time	T_{clkih}	13.3	-	ns
XTI low time	T_{clkil}	13.3	-	ns
External Crystal Load Capacitance (parallel resonant) ¹	C_L	10	18	pF
External Crystal Equivalent Series Resistance	ESR		50	Ω

1. C_L refers to the total load capacitance as specified by the crystal manufacturer. Crystals which require a C_L outside this range should be avoided. The crystal oscillator circuit design should follow the crystal manufacturer's recommendation for load capacitor selection.




Figure 2. XTI Timing

5.8 Switching Characteristics — Internal Clock

Parameter	Symbol	Min	Max	Unit
Internal DCLK frequency ¹ CS49700x-CQZ	F_{dclk}	F_{xtal}	150	MHz
Internal DCLK period ¹ CS49700x-CVZ	DCLKP	6.7	$1/F_{xtal}$	ns

1. After initial power-on reset, $F_{dclk} = F_{xtal}$. After initial kickstart commands, the PLL is locked to max F_{dclk} and remains locked until the next power-on reset.

5.9 Switching Characteristics — Serial Control Port - SPI Slave Mode

Parameter	Symbol	Min	Typical	Max	Units
SCP_CLK frequency ¹	f_{spisck}	-		25	MHz
SCP_CS# falling to SCP_CLK rising	t_{spicss}	24		-	ns
SCP_CLK low time	t_{spickl}	20		-	ns
SCP_CLK high time	t_{spickh}	20		-	ns
Setup time SCP_MOSI input	t_{spidsu}	5		-	ns
Hold time SCP_MOSI input	t_{spidh}	5		-	ns
SCP_CLK low to SCP_MISO output valid	t_{spidov}	-		11	ns
SCP_CLK falling to SCP_IRQ# rising	$t_{spiirqh}$	-		20	ns
SCP_CS# rising to SCP_IRQ# falling	$t_{spiirql}$	0			ns
SCP_CLK low to SCP_CS# rising	t_{spicsh}	24		-	ns
SCP_CS# rising to SCP_MISO output high-Z	$t_{spicsdz}$	-	20		ns
SCP_CLK rising to SCP_BSY# falling	$t_{spicbsyl}$	-	$3 * DCLKP + 20$		ns

1. The specification f_{spisck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY# pin should be implemented to prevent overflow of the input data buffer.




Figure 3. Serial Control Port - SPI Slave Mode Timing

5.10 Switching Characteristics — Serial Control Port - SPI Master Mode

Parameter	Symbol	Min	Typical	Max	Units
SCP_CLK frequency ¹	f_{spicck}	-		25	MHz
SCP_CS# falling to SCP_CLK rising ²	t_{spicss}	-	$11 * DCLKP + (SCP_CLK \text{ PERIOD})/2$	-	ns
SCP_CLK low time	t_{spickl}	18		-	ns
SCP_CLK high time	t_{spickh}	18		-	ns
Setup time SCP_MISO input	t_{spidsu}	11		-	ns
Hold time SCP_MISO input	t_{spidh}	5		-	ns
SCP_CLK low to SCP_MOSI output valid	t_{spidov}	-		11	ns
SCP_CLK low to SCP_CS# falling	t_{spicsl}	7		-	ns
SCP_CLK low to SCP_CS# rising	t_{spicsh}	-	$11 * DCLKP + (SCP_CLK \text{ PERIOD})/2$	-	ns
Bus free time between active SCP_CS#	t_{spicsx}		$3 * DCLKP$	-	ns
SCP_CLK falling to SCP_MOSI output high-Z	t_{spidz}	-		20	ns

1. The specification f_{spicck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application.
2. SCP_CLK PERIOD refers to the period of SCP_CLK as being used in a given application. It does not refer to a tested parameter.




Figure 4. Serial Control Port - SPI Master Mode Timing

5.11 Switching Characteristics — Serial Control Port - I²C Slave Mode

Parameter	Symbol	Min	Typical	Max	Units
SCP_CLK frequency ¹	f_{iicck}	-		400	kHz
SCP_CLK low time	t_{iicckl}	1.25		-	μ s
SCP_CLK high time	t_{iicckh}	1.25		-	μ s
SCP_SCK rising to SCP_SDA rising or falling for START or STOP condition	$t_{iicckcmd}$	1.25			μ s
START condition to SCP_CLK falling	$t_{iicstsel}$	1.25		-	μ s
SCP_CLK falling to STOP condition	t_{iicstp}	2.5		-	μ s
Bus free time between STOP and START conditions	t_{iicbft}	3		-	μ s
Setup time SCP_SDA input valid to SCP_CLK rising	t_{iicsu}	100			ns
Hold time SCP_SDA input after SCP_CLK falling	t_{iich}	20		-	ns
SCP_CLK low to SCP_SDA out valid	t_{iicdov}	-		18	ns
SCP_CLK falling to SCP_IRQ# rising	$t_{iicirqh}$	-		$3 * DCLKP + 40$	ns
NAK condition to SCP_IRQ# low	$t_{iicirql}$		$3 * DCLKP + 20$		ns
SCP_CLK rising to SCB_BSY# low	$t_{iicbsyl}$	-	$3 * DCLKP + 20$		ns

1. The specification f_{iicck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY# pin should be implemented to prevent overflow of the input data buffer.




Figure 5. Serial Control Port - I²C Slave Mode Timing

5.12 Switching Characteristics — Serial Control Port - I²C Master Mode

Parameter	Symbol	Min	Max	Units
SCP_CLK frequency ¹	f_{iicck}	-	400	kHz
SCP_CLK low time	t_{iicckl}	1.25	-	μ s
SCP_CLK high time	t_{iicckh}	1.25	-	μ s
SCP_SCK rising to SCP_SDA rising or falling for START or STOP condition	$t_{iicckemd}$	1.25	-	μ s
START condition to SCP_CLK falling	$t_{iicstsc1}$	1.25	-	μ s
SCP_CLK falling to STOP condition	t_{iicstp}	2.5	-	μ s
Bus free time between STOP and START conditions	t_{iicbft}	3	-	μ s
Setup time SCP_SDA input valid to SCP_CLK rising	t_{iicrsu}	100	-	ns
Hold time SCP_SDA input after SCP_CLK falling	t_{iicrch}	20	-	ns
SCP_CLK low to SCP_SDA out valid	t_{iicdov}	-	18	ns

1. The specification f_{iicck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application.




Figure 6. Serial Control Port - I²C Master Mode Timing

5.13 Switching Characteristics — Parallel Control Port - Intel Slave Mode

Parameter	Symbol	Min	Typical	Max	Unit
Address setup before PCP_CS# and PCP_RD# low or PCP_CS# and PCP_WR# low	t_{ias}	5		-	ns
Address hold time after PCP_CS# and PCP_RD# low or PCP_CS# and PCP_WR# high	t_{iah}	5		-	ns
Read					
Delay between PCP_RD# then PCP_CS# low or PCP_CS# then PCP_RD# low	t_{icdr}	0		-	ns
Data valid after PCP_CS# and PCP_RD# low	t_{idd}	-		18	ns
PCP_CS# and PCP_RD# low for read	t_{irpw}	24		-	ns
Data hold time after PCP_CS# or PCP_RD# high	t_{idhr}	8		-	ns
Data high-Z after PCP_CS# or PCP_RD# high	t_{idis}	-		18	ns
PCP_CS# or PCP_RD# high to PCP_CS# and PCP_RD# low for next read ¹	t_{ird}	30		-	ns
PCP_CS# or PCP_RD# high to PCP_CS# and PCP_WR# low for next write ¹	t_{irdtw}	30		-	ns
PCP_RD# rising to PCP_IRQ# rising	$t_{irdirqhl}$	-		12	ns
Write					
Delay between PCP_WR# then PCP_CS# low or PCP_CS# then PCP_WR# low	t_{icdw}	0		-	ns
Data setup before PCP_CS# or PCP_WR# high	t_{idsu}	8		-	ns
PCP_CS# and PCP_WR# low for write	t_{iwpw}	24		-	ns
Data hold after PCP_CS# or PCP_WR# high	t_{idhw}	8		-	ns
PCP_CS# or PCP_WR# high to PCP_CS# and PCP_RD# low for next read ¹	t_{iwtrd}	30		-	ns
PCP_CS# or PCP_WR# high to PCP_CS# and PCP_WR# low for next write ¹	t_{iwd}	30		-	ns
PCP_WR# rising to PCP_BSY# falling	$t_{iwrbsyl}$	-	2*DCLKP + 20	-	ns

1. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Hardware handshaking on the PCP_BSY# pin/bit should be observed to prevent overflowing the input data buffer. *CS497xx System Designer's Guide* should be consulted for the firmware speed limitations.




Figure 7. Parallel Control Port - Intel Mode Read Cycle




Figure 8. Parallel Control Port - Intel Mode Write Cycle

5.14 Switching Characteristics — Parallel Control Port - Motorola Slave Mode

Parameter	Symbol	Min		Max	Unit
Address setup before PCP_CS# and PCP_DS# low	t_{mas}	5		-	ns
Address hold time after PCP_CS# and PCP_DS# low	t_{mah}	5		-	ns
Read					
Delay between PCP_DS# then PCP_CS# low or PCP_CS# then PCP_DS# low	$t_{mcd r}$	0		-	ns
Data valid after PCP_CS# and PCP_DS# low with PCP_R/W# high	t_{mdd}	-		19	ns
PCP_CS# and PCP_DS# low for read	t_{mrpw}	24		-	ns
Data hold time after PCP_CS# or PCP_DS# high after read	t_{mdhr}	8		-	ns
Data high-Z after PCP_CS# or PCP_DS# high after read	t_{mdis}	-		18	ns
PCP_CS# or PCP_DS# high to PCP_CS# and PCP_DS# low for next read ¹	t_{mrd}	30		-	ns
PCP_CS# or PCP_DS# high to PCP_CS# and PCP_DS# low for next write ¹	t_{mrdtw}	30		-	ns
PCP_RW# rising to PCP_IRQ# falling	$t_{mrwirqh}$	-		12	ns
Write					
Delay between PCP_DS# then PCP_CS# low or PCP_CS# then PCP_DS# low	t_{mcdw}	0		-	ns
Data setup before PCP_CS# or PCP_DS# high	t_{mdsu}	8		-	ns
PCP_CS# and PCP_DS# low for write	$t_{mw pw}$	24		-	ns
PCP_R/W# setup before PCP_CS# AND PCP_DS# low	t_{mrwsu}	24		-	ns
PCP_R/W# hold time after PCP_CS# or PCP_DS# high	t_{mrwhld}	8		-	ns
Data hold after PCP_CS# or PCP_DS# high	t_{mdhw}	8		-	ns
PCP_CS# or PCP_DS# high to PCP_CS# and PCP_DS# low with PCP_R/W# high for next read ¹	t_{mwtrd}	30		-	ns
PCP_CS# or PCP_DS# high to PCP_CS# and PCP_DS# low for next write ¹	t_{mwd}	30		-	ns
PCP_RW# rising to PCP_BSY# falling	$t_{mrwbsyl}$	-	$2 * DCLKP + 20$	-	ns

1. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Hardware handshaking on the PCP_BSY# pin/bit should be observed to prevent overflowing the input data buffer. *CS497xx System Designer's Guide* should be consulted for the firmware speed limitations.




Figure 9. Parallel Control Port - Motorola Mode Read Cycle Timing




Figure 10. Parallel Control Port - Motorola Mode Write Cycle Timing

5.15 Switching Characteristics — UART

Parameter	Symbol	Min	Max	Unit
UART_CLK period ¹	t_{uclki}	266	-	ns
UART_CLK duty cycle	-	40	60	%
Setup time for UART_RXD	$t_{uckrxsu}$	5	-	
Hold time for UART_RXD	$t_{uckrxdv}$	5	-	ns
Delay from CLK transition to TXD transition	$t_{ucktxdv}$	-	29	ns
	t_{txen}	TBD	TBD	ns
	t_{txhz}	TBD	TBD	ns

1. The minimum clock period is limited to DCLKP/32 or the minimum value, whichever is larger.




Figure 11. UART Timing

5.16 Switching Characteristics — Digital Audio Slave Input Port

Parameter	Symbol	Min	Max	Unit
DAI_SCLK period	$T_{daiclkp}$	40	-	ns
DAI_SCLK duty cycle	-	45	55	%
Setup time DAI_DATAn	t_{daidsu}	10	-	ns
Hold time DAI_DATAn	t_{daidh}	5	-	ns




Figure 12. Digital Audio Input (DAI) Port Timing Diagram

5.17 Switching Characteristics — Direct Stream Digital Slave Input Port

Parameter	Symbol	Min	Typ	Max	Unit
MCLK Duty Cycle	-	40	-	60	%
DSD_SCLK Pulse Width Low	t_{sclkl}	78	-	-	ns
DSD_SCLK Pulse Width High	t_{sclkh}	78	-	-	ns
DSD_SCLK Frequency (64x Oversampled)	-	1.024	-	3.2	MHz
DSD_SCLK Frequency (128x Oversampled)	-	2.048	-	6.4	MHz
DSD_A / _B valid to DSD_SCLK rising setup time	t_{sdlrs}	20	-	-	ns
DSD_SCLK rising to DSD_A or DSD_B hold time	t_{sdh}	20	-	-	ns
DSD clock to data transition (Phase Modulation mode)	t_{dpm}	-20	-	20	ns




Figure 13. Direct Stream Digital - Serial Audio Input Timing





Figure 14. Direct Stream Digital - Serial Audio Input Timing for Phase Modulation Mode

5.18 Switching Characteristics — Digital Audio Output Port


Parameter	Symbol	Min	Max	Unit
DAO_MCLK period	$T_{daomclk}$	40	-	ns
DAO_MCLK duty cycle	-	45	55	%
DAO_SCLK period for Master or Slave mode ¹	$T_{daosclk}$	40	-	ns
DAO_SCLK duty cycle for Master or Slave mode ¹	-	40	60	%
Master Mode (Output A1 Mode)^{1,2}				
DAO_SCLK delay from DAO_MCLK rising edge, DAO_MCLK as an input	$t_{daomsck}$	-	19	ns
DAO_LRCLK delay from DAO_SCLK transition, respectively ³	$t_{daomstr}$	-	8	ns
DAO_SCLK delay from DAO_LRCLK transition, respectively ³	$t_{daomlrts}$	-	8	ns
DAO1_DATA[3..0], DAO2_DATA[1..0] delay from DAO_SCLK transition ³	t_{daomdv}	-	10	ns
Slave Mode (Output A0 Mode)⁴				
DAO1_DATA[3..0], DAO2_DATA[1..0] delay from DAO_SCLK transition ³	t_{daosdv}	-	15	ns
DAO_LRCLK delay from DAO_SCLK transition, respectively ³	$t_{daosstr}$	-	30	ns
DAO_SCLK delay from DAO_LRCLK transition, respectively ³	$t_{daoslrts}$	-	15	ns

1. Master mode timing specifications are characterized, not production tested.
2. Master mode is defined as the CS48DVxx driving both DAO_SCLK, DAO_LRCLK. When MCLK is an input, it is divided to produce DAO_SCLK, DAO_LRCLK.
3. This timing parameter is defined from the non-active edge of DAO_SCLK. The active edge of DAO_SCLK is the point at which the data is valid.
4. Slave mode is defined as DAO_SCLK, DAO_LRCLK driven by an external source.



Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK

Figure 15. Digital Audio Port Timing Master Mode



Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK

Figure 16. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK)

5.19 Switching Characteristics — External Memory Interface - Flash Mode

Parameter	Symbol	Min	Max	Unit
Write Cycle				
Address Setup time to EXT_WE# falling	t_{xmwasu}	1.2 * DCLKP		ns
EXT_CS# falling to EXT_WE# falling ¹	t_{xmcswe}	(Flash_WEN_CYCLE + 1.2) * DCLKP		ns
EXT_CS# falling to EXT_WE# rising ¹	t_{xmcswa}	(Flash_WR_CYCLE + 2.2) * DCLKP		ns
EXT_WE# low time	t_{xmwp}	2.2 * DCLKP		ns
Data Hold after EXT_WE# or EXT_CS# high	t_{xmwdh}	0.9 * DCLKP		ns
Address Hold from end of write	t_{xmwha}	0.8 * DCLKP		ns
EXT_WE# falling to data valid	t_{xmwedv}	-	0	ns
EXT_CS# high time ²	t_{xmcs}	TBD		ns
Read Cycle				
Single Word Read Cycle ¹	t_{xmrdc}	(Flash_RD_CYCLE + 1) * DCLKP		ns
EXT_CS# falling to EXT_OE# falling ¹	t_{xmcsoe}	Flash_OEN_CYCLE * DCLKP + 1		ns
Data Hold after EXT_OE# or EXT_CS# high	t_{xmrdh}	4		ns
Data Input Setup Time	t_{xmrdsu}	7		ns
Bus Turnaround Cycle Delay, Read to Write Cycle or Static to Dynamic ^{1, 3}	t_{xmturn}	(Flash_TURN_CYCLE + 1) * DCLKP		ns

1. The following parameters are set by communication with the application firmware. Please refer to *CCS497xx System Designer's Guide* for more information.

- 0 < Flash_WEN_CYCLE < 15
- 0 < Flash_WR_CYCLE < 31
- 1 < Flash_RD_CYCLE < 31
- 0 < Flash_OEN_CYCLE < 15
- 4 < Flash_TURN_CYCLE < 15

2. A data write transaction is either a burst of two 16-bit half words or four 8-bit bytes with EXT_CS# toggling between address phases.

3. A data read transaction is either a burst of two 16-bit half words (as shown) or four 8-bit bytes with EXT_CS# remaining asserted between address phases.




Figure 17. External Memory Interface - Flash Write Cycle Timing




Figure 18. External Memory Interface - Flash Read Cycle Timing

5.20 Switching Characteristics — SDRAM Interface

Refer to [Figure 1](#) through [Figure 4](#).

(SD_CLKOUT = SD_CLKIN)

Parameter	Symbol	Min	Typical	Max	Unit
SD_CLKIN high time	t_{sdclkh}	2.3		-	ns
SD_CLKIN low time	t_{sdclkl}	2.3		-	ns
SD_CLKOUT rise/fall time	$t_{sdclkrf}$	-		1	ns
SD_CLKOUT Frequency			150		MHz
SD_CLKOUT duty cycle	-	45		55	%
SD_CLKOUT rising edge to signal valid	t_{sdcmdv}	-		3.8	ns
Signal hold from SD_CLKOUT rising edge	t_{sdcmdh}		1.1	-	ns
SD_CLKOUT rising edge to SD_DQMn valid	t_{sddqv}	-	3.8	-	ns
SD_DQMn hold from SD_CLKOUT rising edge	t_{sddqh}	1.38		-	ns
SD_DATA valid setup to SD_CLKIN rising edge	t_{sddsu}	1.3		-	ns
SD_DATA valid hold to SD_CLKIN rising edge	t_{sddh}	1.38		-	ns
SD_CLKOUT rising edge to ADDRn valid	t_{sdav}	-	3.8	-	ns




Figure 19. External Memory Interface - SDRAM Burst Read Cycle




Figure 20. External Memory Interface - SDRAM Burst Write Cycle




Figure 21. External Memory Interface - SDRAM Auto Refresh Cycle




Figure 22. External Memory Interface - SDRAM Load Mode Register Cycle

6. Ordering Information

The CS497xx family part number is described as follows:

CS497NNI - XYZ

where

NN - Product Number Variant

I - ROM ID Number

X - Product Grade

Y - Package Type

Z - Lead (Pb) Free

Table 4. Ordering Information

Part No.	Grade	Temp. Range	Container	Package
CS497004-CQZ	Commercial	0 to +70 °C	Tray	144-pin LQFP
CS497004-CQZR	Commercial	0 to +70 °C	Reel	
CS497024-CVZ	Commercial	0 to +70 °C	Tray	128-pin LQFP
CS497024-CVZR	Commercial	0 to +70 °C	Reel	

Note: Please contact the factory for availability of the -D (automotive grade) package.

7. Environmental, Manufacturing, and Handling Information

Table 5. Environmental, Manufacturing, & Handling Information

Model Number	Peak Reflow Temp	MSL Rating*	Max Floor Life
CS497004-CQZ	260 °C	3	7 Days
CS497004-CQZR	260 °C	3	7 Days
CS497024-CVZ	260 °C	3	7 Days
CS497024-CVZR	260 °C	3	7 Days

* MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.

8. Device Pin-Out Diagram

8.1 128-Pin LQFP Pin-Out Diagram




Figure 23. 128-Pin LQFP Package Drawing

8.2 144-Pin LQFP Pin-Out Diagram




Figure 24. 144-Pin LQFP Pin-Out Diagram

9. Package Mechanical Drawings

9.1 128-Pin LQFP Package





Figure 25. 128-Pin LQFP Package Drawing

Table 6. 128-Pin LQFP Package Characteristics

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.60	---	---	.063"
A1	0.05	---	0.15	.002"	---	.006"
b	0.17	0.22	0.27	.007"	.009"	.011"
D	22.00 BSC			.866"		
D1	20.00 BSC			.787"		
E	16.00 BSC			.630"		
E1	14.00 BSC			.551"		
e	0.50 BSC			.020"		
q	0°	3.5	7°	0°	3.5	7°
L	0.45	0.60	0.75	.018"	.024"	.030"
L1	1.00 REF			.039" REF		
TOLERANCES OF FORM AND POSITION						
ddd	0.08			.003"		

9.2 144-Pin LQFP Package



Notes:

Controlling dimension is millimeter.

Dimensioning and tolerancing per ASME Y14.5M-1994.

Figure 26. 144-Pin LQFP Package Drawing

Table 7. 144-Pin LQFP Package Characteristics

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.60	---	---	.063"
A1	0.05	---	0.15	.002"	---	.006"
b	0.17	0.22	0.27	.007"	.009"	.011"
D	22.00 BSC			.866"		
D1	20.00 BSC			.787"		
E	22.00 BSC			.866"		
E1	20.00 BSC			.787"		
e	0.50 BSC			.020"		
q	0°	---	7°	0°	---	7°
L	0.45	0.60	0.75	.018"	.024"	.030"
L1	1.00 REF			.039" REF		
TOLERANCES OF FORM AND POSITION						
ddd	0.08			.003"		

10. Revision History

Revision	Date	Changes
A1	FEB 2007	Advance Release.
PP1	MAY 2007	Removed Advanced Product watermark, corrected logo, and added “Preliminary Product Information” on first page and modified legal information to reflect Preliminary Product status.
PP2	JULY 2007	Added notice about status of DTS-HD license on page 1 and 7.
PP3	OCT 2007	Updated the Tspidsu, Tspickl, and Tspickh timing parameters for master mode SPI. This applies to both SPI ports. Removed DTS-HD license notice inserted in version PP2. The license for the DTS-HD decoder is now in place. Updated Pin Assignments in 144-Pin LQFP Pin-Out Diagram , removing EE_CS from Pin 7 and adding EE_CS to Pin 25.
PP4	December 20, 2007	Updated DAO timing specifications and timing diagrams. Changed product naming conventions in Table 4 and Table 5 . Changed references to <i>CS497xx Hardware User’s Manual</i> to <i>CS497xx System Designer’s Guide</i> . Changed references to <i>CS497xx Firmware User’s Manual</i> to <i>CS497xx System Designer’s Guide</i>
PP5	May 28, 2008	Added 128-Pin LQFP Pin-Out and Package drawings. Changed part numbering in Section 6 and Section 7 . Added device and firmware selection guide in Table 2 .

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.
To find the one nearest to you go to www.cirrus.com.

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available.

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, the Cirrus Logic logo designs, and DSP Composer are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

Dolby, Dolby Digital, Dolby Headphone, Dolby Virtual Speaker, Dolby Headphone, Pro Logic, AC-3, and Surround EX are registered trademarks of Dolby Laboratories, Inc. AAC is a trademark of Dolby Laboratories, Inc. Supply of an implementation of Dolby Technology does not convey a license nor imply a right under any patent, or any other industrial or Intellectual Property Right of Dolby Laboratories, to use the Implementation in any finished end-user or ready-to-use final product. It is hereby notified that a license for such use is required from Dolby Laboratories.

DTS and DTS Digital Surround are registered trademarks of the Digital Theater Systems, Inc. DTS Neo:6, DTS-ES 96/24, DTS-ES, DTS 6.1, DTS 96/24, and DTS-HD are trademarks of Digital Theater Systems, Inc. It is hereby notified that a third-party license from DTS is necessary to distribute software of DTS in any finished end-user or ready-to-use final product.

THX® Technology by THX Ltd. THX is a registered trademark of THX Ltd.. Ultra 2 is a trademark of THX Ltd. Re-equalization is a trademark of Lucasfilm Ltd.

SRS, Circle Surround, and Trusurround XT are registered trademarks of SRS Labs, Inc. Circle Surround II is a trademark of SRS Labs, Inc. The CIRCLE SURROUND TECHNOLOGY rights incorporated in the Cirrus Logic chip are owned by SRS Labs, Inc. and by Valence Technology Ltd., and licensed to Cirrus Logic, Inc.

Users of any Cirrus Logic chip containing enabled CIRCLE SURROUND TECHNOLOGY® (i.e., CIRCLE SURROUND® LICENSEES) must first sign a license to purchase production quantities for consumer electronics applications which may be granted upon submission of a preproduction sample to, and the satisfactory passing of performance verification tests performed by SRS Labs, Inc., or Valence Technology Ltd. E-mail requests for performance specifications and testing rate schedule may be made to cslicense@srslabs.com. SRS Labs, Inc. and Valence Technology, Ltd., reserve the right to decline a use license for any submission that does not pass performance specifications or is not in the consumer electronics classification.

All equipment manufactured using any Cirrus Logic chip containing enabled CIRCLE SURROUND® TECHNOLOGY must carry the Circle Surround® logo on the front panel in a manner approved in writing by SRS Labs, Inc., or Valence Technology Ltd. If the Circle Surround® logo is printed in users manuals, service manuals or advertisements, it must appear in a form approved in writing by SRS Labs, Inc., or Valence Technology, Ltd. The rear panel of Circle Surround® products, users manuals, service manuals, and all advertising must all carry the legends as described in LICENSOR'S most current version of the CIRCLE SURROUND Trademark Usage Manual.

Microsoft and Windows Media are registered trademarks of Microsoft Corporation. The product includes technology owned by Microsoft Corporation and cannot be used or distributed without a license from Microsoft Licensing, Inc.

HDCD®, High Definition Compatible Digital® and Pacific Microsonics™ Inc. are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. HDCD technology provided under license from Microsoft Corporation. The product's design (and/or software) is covered by one or more of the following: 5,479,168; 5,638,074; 5,640,161; 5,808,574; 5,838,274; 5,854,600; 5,864,311; 5,872,531 with other patents pending.

Supply of this product does not convey a license under the relevant intellectual property of Thomson multimedia and/or Fraunhofer Gesellschaft nor imply any right to use this product in any finished end user or ready-to-use final product. An independent license for such use is required. For details, please visit <http://www.mp3licensing.com>.

Motorola and SPI are trademarks of Motorola, Inc.

Intel is a registered trademark of Intel Corporation.

12C is a registered trademark of Philips Semiconductor.

ARM is a registered trademark of ARM Limited.

Logic7 is a registered trademark of Harmon International Industries, Inc.

Direct Stream Digital is a registered trademark of Sony Kabushiki TA Sony Coporation

